

sheet (8)

Computer Architecture

Sheet (8)

- 5.1 Give a block diagram similar to the one in Figure 5.10 for a $8M \times 32$ memory using $512K \times 8$ memory chips.
- 5.4 Consider a main memory constructed with SDRAM chips that have timing requirements depicted in Figure 5.9, except that the burst length is 8. Assume that 32 bits of data are transferred in parallel. If a 133-MHz clock is used, how much time does it take to transfer:
- (a) 32 bytes of data
 - (b) 64 bytes of data
- What is the latency in each case?
- 5.5 Criticize the following statement: "Using a faster processor chip results in a corresponding increase in performance of a computer even if the main memory speed remains the same."
- 5.9 A block-set-associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks, each consisting of 128 words.
- (a) How many bits are there in a main memory address?
 - (b) How many bits are there in each of the TAG, SET, and WORD fields?
- 5.10 A computer system has a main memory consisting of 1M 16-bit words. It also has a 4K-word cache organized in the block-set-associative manner, with 4 blocks per set and 64 words per block.
- (a) Calculate the number of bits in each of the TAG, SET, and WORD fields of the main memory address format.
 - (b) Assume that the cache is initially empty. Suppose that the processor fetches 4352 words from locations 0, 1, 2, ..., 4351, in that order. It then repeats this fetch sequence nine more times. If the cache is 10 times faster than the main memory, estimate the improvement factor resulting from the use of the cache. Assume that the LRU algorithm is used for block replacement.

- 5.15 How might the value of k in the interleaved memory system of Figure 5.25b influence block size in the design of a cache memory to be used with the system?
- 5.16 In many computers the cache block size is in the range of 32 to 128 bytes. What would be the main advantages and disadvantages of making the size of cache blocks larger or smaller?
- 5.17 Consider the effectiveness of interleaving with respect to the size of cache blocks. Using calculations similar to those in Section 5.6.2, estimate the performance improvement for block sizes of 16, 8, and 4 words. Assume that all words loaded into the cache are accessed by the processor at least once.

تم الحل للسؤال الموجود
في الورق

Sheet #9 (Memory)

5.1

Small memory : $512K \times 8 = 2^9 \times 2^{10} \times 2^3 = 2^{19} \times 8$

Large memory : $8M \times 32 = 2^3 \times 2^{20} \times 32 = 2^{23} \times 32$

Number of needed chips = $\frac{2^{23} \times 32}{2^{19} \times 8} = \frac{4 \times 2^2}{1} = 16 \times 4$

Small memory	Large memory
$2^{19} \times 8$	$2^{23} \times 32$

Common address / lines = 19

Data Lines = 8

address Lines = 23

Data lines = 32

Chip select (address inputs to Decoder) =

$23 - 19 = 4$



∴ we need decoder 4×16

A₂₂ ... A₁₉ A₁₈ ... A₀

chip select	Common address
-------------	----------------

(address) A₁₈ - A₀

chip select



32-bit data =

D₃₁₋₂₄

D₂₄₋₁₆


D₁₅₋₈

D₇₋₀

5.4

synchro ^{by} clock

Burst read of length 8



Burst read of length 8

8 word = 8 word قراره
32 bit word

$$\begin{aligned} \text{total Read data (Band width)} &= 8 \times 32 \text{ bit} \\ &= 8 \times 4 \text{ bytes} \\ &= 32 \text{ bytes} \end{aligned}$$

(a) When we need to transfer 32 byte

$$\text{latency time} = 5 \text{ clock cycles} \times T_i$$

$$T_i = \frac{1}{f} = \frac{1}{133 \text{ MHz}} = \frac{1}{133 \times 10^6}$$

$$\text{latency time} = 5 \times \frac{1}{133 \times 10^6} = 20 \mu\text{sec}$$

$$\text{total time need} = 13 \times T_i = 13 \times \frac{1}{133 \times 10^6} = 98 \text{ ns}$$

to transfer 32 byte

⑥ to transfer 64 bytes


$$\text{latency time} = 2 \times \text{latency time (32 bytes)}$$

$$= 2 \times 38 \text{ nsec}$$

$$\begin{aligned} \text{total time}_{64 \text{ byte}} &= 2 \times \text{total time}_{32 \text{ byte}} \\ &= 2 \times 98 \text{ nsec} = 196 \text{ nsec} \end{aligned}$$

5.5

A faster processor chip will result in increasing performance, but the amount of increase will not be directly proportional to increase in processor speed, because cache miss penalty will remain the same if the main memory speed is not improved.




استخدام معالج أسرع لا يرفع الأداء
وكمية الزيادة هذه ليست بالضرورة
بمقدار الزيادة في سرعة المعالج
لأن عقوبة Cache Miss تبقى كما هي
إذا لم يتغير سرعة الذاكرة الرئيسية (main memory)
(Cache miss)


5.9

Cache	Main memory
$\# \text{ of cache blocks} = 64 = 2^6$ $2^2 = 4 \text{ blocks} \rightarrow 1 \text{ set}$ $2^6 \text{ block} \rightarrow ? \text{ set}$ $\# \text{ of sets in cache} = \frac{2^6}{2^2} = 2^4$ $= 16$	$\# \text{ of block in M.M} = 4096$ $= 2^{12}$ $1 \text{ block} \rightarrow 128 \text{ word} = 2^7$

main memory address



(5.10)



5.10

MM

1 M \rightarrow 16 bit word




4 blocks \leftarrow 1 Set

64 word \leftarrow 1 block

of block for MM

$$= \frac{1M}{64} = \frac{2^{20}}{2^6} = 2^{14}$$

of



BMM $\rightarrow \frac{2^{14}}{2^4} = 2^{10}$ Sets

cache

4K word cache

$2^6 = 64$ word \leftarrow 1 block

4K word \leftarrow ? block

of blocks in cache = $\frac{4K}{64}$

$$= \frac{2^{12}}{2^6} = 2^6 = 64 \text{ K} \rightarrow \text{block}$$

of sets = $\frac{2^6}{4} = 2^2 = 4$

4 blocks \leftarrow 1 set
 2^6 block \rightarrow ?


of block in cache 2^6

\rightarrow 1 block \rightarrow 64 word = 2^6

BMM $\rightarrow \frac{2^{14}}{2^6} = 2^8$
 Bcache $\rightarrow 2^8$

5.15

The block size (number of words in a block) of the cache should be at least as large as 2^k , in order to take full advantages of multiple module memory when transferring a block between the cache and the main memory



Memory Interleaving

توزيع (words) إلى وحدة ال Block في جميع Modules
 خازنًا متناهيًا جيل
 Block في وحدة ال words
 (Module) (الوحدة في الذاكرة)
 words (في الذاكرة) (Block)
 Cache في نفس الوقت
 خازنًا متناهيًا جيل
 وحدة ال words
 (Module) (الوحدة في الذاكرة)
 words (في الذاكرة) (Block)
 Cache في نفس الوقت

5.16 ⇒

① Large size cache Block advantages:

① fewer misses if most of the data in the block are actually used.

Disadvantages ⚡


wasteful if much of the data are not used before the cache block is ejected from the cache.

② Small size block cache :-


- more misses

إذا كان حجم Block size في Cache كبير يؤدي ذلك إلى
fewer misses إذا كانت جميع البيانات المطلوبة موجودة في Block
لأنه يؤدي إلى إهدار المساحة في (Cache) إذا كانت جميع
أو بعض البيانات التي تم استخدامها لن تحتاجها
حتى يرجع (Block) من (Cache) إلى الذاكرة.

Interleaving



at the same time
 في الزمانه
 في نفس الوقت
 DBR من Module
 (Cache) واحد
 4 clock cycles



في نفس الوقت
 في نفس الوقت
 DBR من Module
 (Cache) واحد
 4 clock cycles
 في نفس الوقت
 في نفس الوقت
 DBR من Module
 (Cache) واحد
 4 clock cycles

total time needed = 1 + 8 + 4